Refine your search
Collections
Co-Authors
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Adarsh, R.
- Partial Reconfigurable Implementation of IEEE802.11g OFDM
Abstract Views :226 |
PDF Views:0
Authors
Affiliations
1 ASIC Design Laboratory, School of Electronics Engineering, VIT University, Vellore-632014, Tamilnadu, IN
1 ASIC Design Laboratory, School of Electronics Engineering, VIT University, Vellore-632014, Tamilnadu, IN
Source
Indian Journal of Science and Technology, Vol 7, No S4 (2014), Pagination: 63-70Abstract
Today's mobile networks are moving towards creating base stations and mobile stations that are compatible with many standards simultaneously. One way of achieving it is to reconfigure and time multiplex the processing resources based on the present necessity. Field Programmable Gate Arrays have become one of the best choices for implementing digital signal processing and Software Defined Radio platforms due to advancements in VLSI over the past few decades. Partial Reconfiguration has regained its importance in the last decade and is the one of the best methodologies to implement an Software Defined Radio. This paper presents an implementation of physical layer specifications of IEEE 802.11g using dynamic partial reconfiguration on FPGA. The Orthogonal Frequency Division Multiplexing (OFDM) Physical layer is implemented with various encoding and modulation schemes to achieve different data rates. The design has been implemented in Xilinx Virtex-5 board.Keywords
FPGA, IEEE 802.11g, OFDM, Partial ReconfigurationFull Text
- Partial Reconfigurable Implementation of IEEE802.11g OFDM
Abstract Views :171 |
PDF Views:0
Authors
Affiliations
1 ASIC Design Laboratory, School of Electronics Engineering, VIT University, Vellore – 632014, Tamil Nadu, IN
1 ASIC Design Laboratory, School of Electronics Engineering, VIT University, Vellore – 632014, Tamil Nadu, IN
Source
Indian Journal of Science and Technology, Vol 8, No 36 (2015), Pagination:Abstract
Today's mobile networks are moving towards creating base stations and mobile stations that are compatible with many standards simultaneously. One way of achieving it is to reconfigure and time multiplex the processing resources based on the present necessity. Field Programmable Gate Arrays have become one of the best choices for implementing digital signal processing and Software Defined Radio platforms due to advancements in VLSI over the past few decades. Partial Reconfiguration has regained its importance in the last decade and is the one of the best methodologies to implement an Software Defined Radio. This paper presents an implementation of physical layer specifications of IEEE 802.11g using dynamic partial reconfiguration on FPGA. The Orthogonal Frequency Division Multiplexing (OFDM) Physical layer is implemented with various encoding and modulation schemes to achieve different data rates. The design has been implemented in Xilinx Virtex-5 board.Keywords
FPGA, IEEE 802.11g, OFDM, Partial Reconfiguration.Full Text